Popular repositories Loading
-
ModelNetlist
ModelNetlist PublicThis repository contains a simple model for representing netlist (electronics) in python
-
open-rtl-competition
open-rtl-competition PublicThis repository contains an open rtl (register-transfer-level) competition that is hosted by chiphackers.com
Perl 3
-
DesignExamples
DesignExamples PublicThis repository contains the design examples mentioned in https://chiphackers.com/lessons/
Verilog 1
Repositories
- ModelNetlist Public
This repository contains a simple model for representing netlist (electronics) in python
- DesignExamples Public
This repository contains the design examples mentioned in https://chiphackers.com/lessons/
- zscore-wiki Public
This repository contains the user guide and issue tracker for zscore.lk exam prep platform
- covered Public
Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
- open-rtl-competition Public
This repository contains an open rtl (register-transfer-level) competition that is hosted by chiphackers.com
People
This organization has no public members. You must be a member to see who’s a part of this organization.
Top languages
Loading…
Most used topics
Loading…